I. INTRODUCTION
This paper describes a programmable Josephson voltage standard (JVS) in which the output voltage V = N f / KJ is defined by digitally programming the step number N [l] . Here f is the applied microwave reference frequency and K, = 2elh = 483597.9 GHz/V is the Josephson constant. In a programmable JVS, an array of nonhysteretic junctions is divided into a binary sequence of array segments, as shown in Fig. la . The microwave excitation for each junction is set to equalize the amplitude of the n=O and n= 1 steps, as shown in Fig. lb . Each segment of the array can be set to the n=-I, 0, or tl step by applying a bias current (-Is, 0, +Is) at the appropriate nodes. The combined step number N for the whole array can thus be set to any integer value between -A4 and +M, where M is the total number of junctions,in the array [ 
11.
The rapid settling time and inherent step stability of the JVS in Fig. 1 make it potentially superior to a conventional zero-bias JVS for dc measurements. (We define a dc measurement to be one in which the transient associated with changing N can be excluded from the measurement.) Such measurements include calibration of dc reference standards and digital voltmeters, and the characterization of A/D and D/A converters. The circuit of Fig. 1 can also be used to generate a staircase approximation to a sine wave by selecting appropriate step numbers in rapid succession. The resulting waveform has a computable rms value and can be used as an accurate source of ac voltage. Present standards for ac voltage are based on devices that compare the heating effect currents are essential to achieve the noise immunity that is required when the array has wide-bandwidth connections to room temperature devices. For this reason, the SNS junction geometry is the preferred design for programmable voltage standards . quarter-wave transformer (2SQWT) again divides the signal so that all together there are eight 50 Q feeds into 8 array segments of 4096 junctions each [5] . The junctions are arranged in series along the center conductor of the coplanar waveguide, as shown in Fig. 3 . With a normal-state resistance of only about 0.004 Q , the junctions are a very minor purturbation on the line. In contrast to the more typical stripline designs, the coplanar design eliminates two fabrication levels. Also, because of the larger ratio of line impedance to junction resistance, it is possible to maintain the required rf power uniformity through a larger number of junctions. Power uniformity also requires that the dc taps on the array cannot create reflections that would lead to standing waves. Each dc tap therefore includes a bandstop filter (BSF) at the 16 GHz design frequency. These filters are made with a quarterwave section of 85 Q coplanar line terminated by a 10 pF capacitor. The capacitors are the square elements shown in Fig. 2b . At 16 GHz the capacitor looks like a short so that the quarter-wave section appears open where it contacts the junction array. One of the eight 4096 junction array segments is further divided into segments of 2048, 1024, 512, 256, 128, and 128junctions. The size of the bandstop filters prevents continuing the division all the way down to a single junction. This limitation can be eliminated with a larger chip or a more compact design. Each of the eight 4096-junction array segments is terminated with a 50 fl resistor and a 10 pF capacitor to ground.
BIAS CIRCUIT DESIGN
The bias circuit of states. To synthesize an ac waveform, the computer loads the waveform memory with the required state (-1,0, + 1) of each array segment for up to 65 536 time steps of the specified waveform, When the waveform clock is started, the memory steps through the time sequence and its outputs drive the analog switches that select the bias appropriate to the -1, 0, or +1 steps for each array segment. The outputs of the analog switches control fast constant-current drivers for the array bias lines. A latch on the digital inputs to the analog switches ensures that all switches change state within a few nanoseconds. The settling time of the bias-current drivers is 400 ns.
The voltage across the Josephson array is accurately controlled only if the bias point for each junction remains within the bounds of the constant-voltage step. Thus the load current is limited to about half of the step width, or about 10-1000 PA, depending on the junction technology used. This output current may be inadequate for applications such as the measurement of the ac/dc difference of thermal voltage converters. When switch SI is closed, the 16-bit D/A converter in the shaded portion of Fig. 4 can provide a substantial amplification of the available output current. This increased output capacity results because the D/A converter is programmed to provide the predicted load current and the Josephson array need only supply the difference from the predicted value. If the prediction is accurate to 1 % , then the circuit can multiply the available output current by a factor of 100.
When the programmable Josephson array is used to synthesize a sine wave, the transient associated with step transitions is included in the rms value and may lead to an unacceptably large uncertainty. If R, is of order 1-10 Q , then the shaded circuit will also suppress the transients that occur when the Josephson array switches between steps. Consider the transition from N= 127 to N = 128. In this case six array segments with a total of 127 junctions will make a transition from 1 to 0 and one segment with 128 junctions will make a transition from 0 to the transmission line to the Josephson array, this circuit can generate flux-trapping current spikes at the array. Since our present devices are susceptible to flux trapping, it was necessary to disconnect the transient suppression circuit and to increase the bias current risetime. In the best result to date we compared the output of a 100 a2 multijunction thermal converter (Eac or Edc) for a 112 mV dc input, a -1 12 mV dc input and a k112 mV, 50 Hz square-wave input. We compute Edc as the average of the +dc and -dc measurements that are symmetrically positioned around an ac measurement. This particular TVC generates only about 96 pV for a 112 mV input, so 387 measurements were averaged to obtain a small uncertainty for the ac/dc difference. Assuming a square-law response (n=2) we find the ac/dc difference 6 = (Eac -Edc) 1 n Edc = -18 ppm with a standard deviation of the mean of -12 ppm. Most of this difference can be explained by the risetime transient of the square wave signal. To estimate this correction we made an accurate oscillograph of the transient and numerically computed its RMS contribution relative to a perfect square wave. The resulting correction is -22 % 5 ppm. Thus, with the correction, we have 6 = 4 f 7 ppm. This is consistent with previous calculations of 6 based on detailed modeling of the known sources of ac/dc difference. The uncertainty in this measurement needs to be improved by about an order of magnitude to match the state-of-the-art for other indirect
The feasibility of programmable Josephson voltage standards for fast dc measurements and waveform synthesis has been demonstrated. A new SNS junction technology is being developed to make high critical current, self-shunted junctions, that have the noise immunity, Z & , product, and output drive capability that are required to achieve practical waveform synthesis. Present devices are limited by the fabrication technology to a maximum output voltage of about 300 mV and are susceptable to transient induced magnetic flux trapping. We expect the flux trapping problem to be solved by improving the critical currents of wiring films and contacts within the circuit. As the fabrication yield improves, output voltages of 1-10 V should be possible. Sine waves synthesized from a programmable Josephson array will bypass the usual thermal methods and provide an ac standard that is derived directly from the international realization of the volt, In the near term, it is likely that programmable Josephson voltage standards will find their greatest use in fast automated dc measurements and in ac measurements at low voltages or frequencies where the performance of thermal voltage converters declines.
